Analog/Mixed Signal IC Design Engineer
☞ BROADCOM INTERNATIONAL PTE. LTD.
View: 101
Update day: 01-05-2023
Location: Singapore
Category: Electrical / Electronics
Industry:
Salary: Negotiate
Job content
This position is part of a highly skilled multi-geographical team tasked with the development of high speed analog, mixed-signal IPs covering HBM, UCIe, PLL, and many others areas using the latest 5nm and 3nm CMOS technology. The team will be developing key differentiating IPs used in the Artificial Intlligence, Machine Learning, High Performance Computing and Hyper-Scale Daa Center markets. Each member of the team is expected to be comitted to the team success, create new innovation, and ensure customer usage satisfaction with first time right quality mindset.
Responsibilities:
Design, prelayout and postlayout verification of circuits to be used as part of state-of-the-art integrated circuits including:
- PLLs, Phase Interpolators
- High speed clock distribution networks
- Rx Decision-Feedback Equalizers and deserializers
- TX drivers and serializers
- High Speed DACs and ADCs
This role involves
- Developing circuit schematics, performing detailed layout reviews and performing all necessary verification/simulations.
- Optimizing circuits in high speed paths for low jitter and low power.
- Conducting design reviews and creating slides and other associated documentation.
- Assisting IP integration into SOCs
- Providing guidance to validation engineers or directly be involve in initial silicon bring-up, debug, and characterization
Knowledge and Experience:
- The position requires extensive experience with designing high-speed custom analog and digital circuits in area(s) like Serdes, HBM, UCIe and PLL.
- The candidate should be extremely familiar with the use of the Cadence Virtuoso tool suite to design and verify high-speed custom circuits, including Virtuoso schematic capture and layout & Spectre circuit simulator; Virtuoso Analog Design Environment (ADE) – Explorer, Assembler, etc.
- Design experience in advanced CMOS nodes is required; FinFET design experience is a plus.
- The ideal candidate will have wide-ranging experience, with a demonstrated ability to rely on both thorough understanding of engineering fundamentals and design creativity to solve circuit design problems.
- Candidate with the follow ability will be advantages:Demonstrated ability to clearly present their work to other circuit designers and to non-experts as well.
Ability to perform matlab, AMI or 3D modeling of their highspeed design.
Good knowledge of industry standard interface specification and show the ability to explain/reason on the high speed parameters definition(s).
Education:
- Bachelor/Master/PhD in Electrical/Electronic Engineering with 5+ years of related experience is preferred but new college graduates will be considered.
Deadline: 15-06-2023
Click to apply for free candidate
Report job
SIMILAR JOBS
-
💸 Negotiate⏰ 22-06-2023🌏 Singapore
-
💸 Negotiate⏰ 14-06-2023🌏 Singapore
-
💸 Negotiate⏰ 26-06-2023🌏 Singapore
-
💸 Negotiate⏰ 13-06-2023🌏 Singapore
-
💸 Negotiate⏰ 20-06-2023🌏 Singapore
-
💸 Negotiate⏰ 20-06-2023🌏 Singapore
-
💸 Negotiate⏰ 25-06-2023🌏 Singapore
-
💸 Negotiate⏰ 24-06-2023🌏 Singapore
-
💸 Negotiate⏰ 10-06-2023🌏 Singapore
-
💸 Negotiate⏰ 27-06-2023🌏 Singapore